

Inductive Cell Balancer IC with Balancing Current Up to 2A

DESCRIPTION

ETA3001 is an inductive cell balancer. Unlike conventional passive balancing technique, ETA3001 utilizes a control scheme with an inductor to shuffle currents between two cells until the cells are balanced. Due to the switching nature, the heat and power dissipation generated in conventional linear balance technique are greatly reduced. The balance time is also significantly reduced due to higher balancing current not being limited by package thermal dissipation. ETA3001 consumes only 2 μ A ultra-low current from batteries in standby mode, extending the battery shelf time. The final balanced voltages of both cells are also highly accurate which enhances the performance and lifetime for the batteries connected in series. ETA3001 can also be used in multiple cells stacking with even number of cells. ETA3001 includes protection features similar to precondition in battery charging, that is when one cell's voltage is grossly lower than the other, the balancing current is reduced to a safe level until the lower voltage cell is charged up. ETA3001 is available in DFN2x2-8 package.

FEATURES

- ◆ Inductive, switching control scheme
- ◆ Up to 90% charger transfer efficiency
- ◆ Accurate balanced voltages down to 30mV
- ◆ Auto detect unbalance and auto balance
- ◆ Low sleeping supply current, 2 μ A
- ◆ Programmable balancing current up to 2A
- ◆ Precondition balancing current
- ◆ Status indications
- ◆ Battery over voltage protection
- ◆ Support small size inductor

APPLICATIONS

- ◆ Multi-cells System
- ◆ Battery Pack
- ◆ Portable Equipment and Instrumentation
- ◆ Battery Backup Systems
- ◆ E-Cigarette

TYPICAL APPLICATION





Figure 1: Typical Application Circuit

ORDERING INFORMATION

PART No.	PACKAGE	TOP MARK	Pcs/Reel
ETA3001D2I	DFN2x2-8L	G3YW	3000

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

(Note: Exceeding these limits may damage the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.)

SW, ISET Voltage to BATN.....	-0.3V to 12V
BIAS, HGATE to SW Voltage.....	-0.3V to 6V
BATC to BATN Voltage.....	-0.3V to 6V
BATP to BATN Voltage.....	-0.3V to 12V
LGATE to BATN Voltage.....	-0.3V to 6V
SW, BATC, BATP to BATN current....	Internally limited
Operating Temperature Range.....	-40°C to 85°C
Storage Temperature Range.....	-55°C to 150°C
Thermal Resistance	θ_{JC} θ_{JA}
DFN2x2-8L.....	20 75..... °C/W
Lead Temperature (Soldering, 10sec).....	260°C
ESD CDM (Charged Device Mode).....	1KV

ELECTRICAL CHARACTERISTICS

($T_A=25^\circ\text{C}$, $L = 1\mu\text{H}$, $C_{BOT}=C_{TOP}=10\mu\text{F}$ if not specified)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY					
I_{SUPPLY}	Quiescent current	$V_{\text{BATP}}=8\text{V}$, $V_{\text{BATP}}-V_{\text{BATC}}=V_{\text{BATC}}-V_{\text{BATN}}$	2		μA
	Operating supply current	$V_{\text{BATP}}=8\text{V}$, in balancing mode, No Switching	900		μA
V_{BATP}	VBATP operating voltage		10		V
V_{BATC}	VBATC operating voltage		5		V
UVLO	Under lock-out voltage threshold	V_{BATP} Rising	3.75		V
UVLO_HYS	UVLD hysteresis		200		mV
DETECTION					
T_{SLEEP}	Detection interval timer	Part sleeps during T_{SLEEP}	2		S
T_{ALLOW}	Unbalance detection acknowledgment timer	Unbalance status is accepted after T_{ALLOW} when enter CHECK state.	3.85		mS

T_{CHECK}	Maximum unbalance checking timer	IC get back to sleeping mode if don't detect unbalance after T_{CHECK}	7.68	mS
T_{DONE}	Finishing Timer	Maximum switching skip before enter sleep mode	62	mS
V_{KICK}	Unbalance detection threshold	Balancing only work if $OVP > V_{BATP} > UVLO$ and V_{KICK} Detected between 2 cells	100	mV
V_{ERROR}	Balancing Accuracy	Error voltage between 2 cells after balancing finish	-70 70	mV

BALANCE CONTROLLER

FREQ	Switching Frequency	PWM Clock	1	MHz
$I_{AVERAGE}$	Average Inductor current Regulation	$R_S = 50m\Omega$	1	A
$I_{PRECOND}$	Precondition current Regulation	$R_S = 50m\Omega$	100	mA

BATTERY PROTECTION

TOP_OVP	Top Cell over voltage protection threshold	$V_{(BATP-BATC)}$ Rising	5	V
TOP_OVP_HYST	TOP_OVP hysteresis	$V_{(BATP-BATC)}$ Falling	350	mV
BOT_OVP	Bottom Cell over voltage protection threshold	$V_{(BATC-BATN)}$ Rising	5	V
BOT_OVP_HYST	BATC_OVP hysteresis	$V_{(BATC-BATN)}$ Falling	350	mV
TOP_PRECOND	Top battery precondition threshold	$V_{(BATP-BATC)}$ Rising	2.8	V
TOP_PREC_HYST	TOP_PRECOND hysteresis	$V_{(BATP-BATC)}$ Falling	150	mV
BOT_PRECOND	Bottom battery precondition threshold	$V_{(BATC-BATN)}$ Rising	2.8	V
BOT_PREC_HYST	BOT_PRECOND hysteresis	$V_{(BATC-BATN)}$ Falling	150	mV

BALANCE PROTECTION

TOP_ILIM	Top cell drive current limit	DOWN direction: $V_{(BATP-BATC)} > V_{(BATC-BATN)}$	4.5	A
BOT_ILIM	Lower cell drive current limit	UP direction: $V_{(BATP-BATC)} < V_{(BATC-BATN)}$	4.5	A

THERMAL SHUTDOWN

TSD	Thermal shutdown		160	°C
TSD_HYST	TSD Hysteresis		30	°C

PIN DESCRIPTION

PIN#	NAME	DESCRIPTION
1	BATP	Sense voltage input for top cell. Connect a 10 μ F capacitor between BATP and BATC.
2	HGATE	Control high side external MOSFET.
3	SW	Switching node. Connected to an inductor.
4	LGATE	Control low side external MOSFET.
5	BATN	Negative terminal sense voltage input and common Ground pin.
6	BIAS	Bias pin. Connect a 10nF capacitor from BIAS to SW.
7	ISET	Balancing current setting pin. Connect a resistor from SW to an inductor to program the balancing current. Under an extremely high noise environment, a 1nF capacitor between ISET pin and SW pin can improve the ISET voltage stability, so a capacitor position reservation here is recommended.
8	BATC	Sense voltage input for bottom cell. Connect a 10 μ F capacitor between BATC and BATN.
Exposed Pad	EP	Connect it to GND.

FUNCTIONAL BLOCK DIAGRAM










Figure 2: Functional Block Diagram

TYPICAL PERFORMANCE CHARACTERISTICS


(TA=25°C, unless otherwise specified)




TYPICAL PERFORMANCE CHARACTERISTICS Cont'd

(TA=25°C, unless otherwise specified)


V_{BOT} plug-in Start-Up , V_{TOP} = Floating , R_S = 50mΩ, V_{BOT} = 4.3V




V_{TOP} plug-in Start-Up , V_{BOT} = Floating , R_S = 50mΩ, V_{TOP} = 4.3V




V_{BOT} plug-in Start-Up , V_{TOP} = Shorted , R_S = 50mΩ, V_{BOT} = 4.3V




V_{TOP} plug-in Start-Up , V_{BOT} = Shorted , R_S = 50mΩ, V_{TOP} = 4.3V



V_{TOP} plug-out, DOWN Condition, R_S = 50mΩ,
V_{TOP} = 4.3V, V_{BOT} = 3.5V




V_{BOT} plug-out, DOWN Condition, R_S = 50mΩ,
V_{TOP} = 4.3V, V_{BOT} = 3.5V



TYPICAL PERFORMANCE CHARACTERISTICS Cont'd

(TA=25°C, unless otherwise specified)



FEATURE DESCRIPTION

The ETA3001 is a battery cell balancer with lossless inductive architecture based on ETA's proprietary technology. The technology is developed by ETA Solutions and any copy without ETA's agreement will be forbidden.

During operation, ETA3001 detects the difference between 2 cells then start balancing if the difference exceeds V_{KICK}. Once detected V_{KICK}, ETA3001 will discharge the higher voltage cell, store that discharging energy in the inductor then charge that energy to the lower voltage cell. ETA3001 keeps balancing until there is no difference between 2 cells.

ETA3001 technology allows balancing in either charge or discharge phases of the battery with minimized loss. Without unbalanced condition, ETA3001 operates in sleep mode with low supply current. This is an advantage to extend battery pack life time.

STATE MACHINE

The ETA3001 provides a completed state machine that controls whole operation intelligently. With this state machine, ETA3001 is equipped with self-protection from any accident during balancing. It also keeps the part stay asleep as much as possible until unbalance detected.

ETA3001 always starts from CHECK state when battery is plugged in.

Any fault always forces ETA3001 back to SLEEP State where ETA3001 burns only 2µA (typically) from BATP.




Figure 3: State Machine Diagram

The ETA3001 timing diagram for state machine is shown in following figure.




Figure 4: Timing Profile

UNBALANCE DETECTION

When state is in CHECK State, ETA3001 detects V_{KICK} difference between 2 cells to enter BALANCE State. If the top cell voltage is higher, balancing will be “DOWN”, meaning discharge the top cell to charge to bottom cell. And if the bottom cell voltage is higher, balancing will be “UP”, meaning discharge the bottom cell to charge to top cell.

BALANCING PROFILE

ETA3001 balancing always starts with “Constant Current Regulation” phase since it is always with high voltage difference. Constant current is set by R_{ISET} .

When the detected difference at IC pin is almost zero, but due to battery equivalent series resistance, real difference is not zero, then current is not immediately zero but reduced slowly depend on battery capacitance. This condition is called “Current Dimming” phase.

When two cell voltages are equal, balancing current becomes almost zero, when this persist for a time period of T_{DONE} , the balancing finishes one cycle, and ETA3001 goes back to SLEEP State.




Figure 5: Balancing Profile

PROTECTION

ETA3001 provides full protection to batteries that extend the life time of the batteries:

- Short and Low Voltage Protection: When either of the cell voltage below $V_{PRECOND}$, maximum balancing current will be re-defined to 10% of the level set by ISET pin resistor.
- Open and Over Voltage Protection: When either of the cell voltage is greater than V_{OVP} , ETA3001 will stop balancing, and go back to SLEEPING. Part will wake up after T_{SLEEP} .
- Thermal Shutdown: When part gets hotter than 160°C , ETA3001 will stop balancing, and go back to SLEEPING. Part will wake up after T_{SLEEP} .
- Current Limit Protection: Maximum of the peak of inductor current is allowed to 5.5A.

APPLICATION INFORMATION

BALANCING CURRENT SETTING

Balancing current is defined as the average inductance current. Average inductance current is regulated following ISET resistor configuration.

AVERAGE INDUCTION CURRENT	RECOMMENDED COMPONENT			
	ISET RESSITOR	ISET CAPACITOR	INDUCTOR	BATTERY CAPACITOR
500mA	100mΩ	0pF – 10nF	0.47-1μH	4.7μF – 10μF
625mA	80mΩ	0pF – 10nF	0.68-1μH	4.7μF – 10μF
800mA	62.5mΩ	0pF – 10nF	0.68-1μH	4.7μF – 10μF
1000mA	50mΩ	0pF – 10nF	0.68-1μH	4.7μF – 10μF
1250mA	40mΩ	0pF – 10nF	0.68-1μH	10μF
1515mA	33mΩ	0pF – 10nF	0.68-1μH	10μF
1667mA	30mΩ	0pF – 10nF	1μH	10μF
2000mA	25mΩ	0pF – 10nF	1μH	10μF

RESTRICTED CONDITIONS

ETA3001 does not allow following restricted conditions:

- Reverse battery connection
- Short SW to any of BATN, BATH, BATH
- Exceed the absolute maximum rating of each IC pin

MOSFETs SELECTION

External N-type MOSFETs must meet the condition of $V_{DS} > 12V$. The value of Q_g should range from 1nC to 3nC, which can make the MOSFETs respond faster.

MULTI-CELLS BALANCING SOLUTION

It is also possible to use several ETA3001 ICs in application to balance multi-cell series battery, such as shown in the Figure 6 (n+1 cells).

For example, Figure 6 shows a typical solution for 4-cell-battery in laptop battery pack.

Each ETA3001 manages balancing of 2 neighbor cells. Each ETA3001 operates independently.





Figure 6: Multi-Cell Balancing Solution

PCB DESIGN GUIDELINE


In an UP case that bottom cell voltage is greater than top cell voltage, bottom cell becomes input and top cell becomes output of the switching regulation. In a DOWN case that top cell voltage is greater than bottom cell voltage, top cell becomes input and bottom cell becomes output. These mean parallel battery capacitors are always output capacitor or input capacitor for regulator. So please require to locate as close as possible to IC pins to minimize series resistance.

Please try to get the order of battery pins are B ATP – BATC – BATN to make an easy battery connection.




PACKAGE OUTLINE

Package: DFN2x2-8



Symbol	Dimensions In Millimeters		Dimensions In Inches	
	Min	Max	Min	Max
A	0.700	0.800	0.028	0.031
A1	0.000	0.050	0.000	0.002
A3	0.203 REF		0.008 REF	
D	1.924	2.076	0.076	0.082
E	1.924	2.076	0.076	0.082
D1	1.100	1.300	0.043	0.051
E1	0.500	0.700	0.020	0.028
k	0.200 MIN		0.008 MIN	
b	0.200	0.300	0.008	0.012
e	0.500 TYP		0.020 TYP	
L	0.274	0.426	0.011	0.017

TAPE AND REEL INFORMATION



Device	Package Type	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ETA3001D2I	DFN2x2-8	8	3000	180	9.5	2.3	2.3	1.1	4	8	Q1