

# OPTIREG™ PMIC TLF35584

## Functional Safety PMIC



RoHS



ISO26262  
compliant

## Features

- High efficient power management integrated circuit (PMIC)
- Serial step up and step down pre regulator for wide input voltage range from 3.0 to 40 V with full performance and low over all power loss
- Low drop post regulator 5.0 V/200 mA for communication supply (QCO)
- Low drop post regulator 5.0 V/600 mA (TLF35584QxVS1) or 3.3 V/600 mA (TLF35584QxVS2) for  $\mu$ C supply (QUC)
- Voltage reference 5.0 V  $\pm$ 1% for ADC supply, 150 mA current capability (QVR)
- Two trackers for sensor supply following voltage reference 150 mA current capability each (QT1 and QT2)
- Standby regulator 5.0 V/10 mA (TLF35584QxVS1) or 3.3 V/10 mA (TLF35584QxVS2) (QST)
- Provides enable, sync out signal and voltage monitoring for an optional external post regulator for core supply
- Independent voltage monitoring block and error pin monitoring
- Configurable window and functional watchdog
- Safe State Control with two safe state signals with programmable delay
- 16-bit SPI, interrupt and reset function
- PRO-SIL™ Features:
  - ISO 26262 compliant supporting up to ASIL-D
  - Safety Documentation (Safety Manual & Safety Analysis Summary Report)
- Green Product (RoHS compliant)



## Potential applications

- Electric Power Steering
- Battery Management
- Inverter
- Transmission
- Engine Management
- Domain Control

## Product validation

Qualified for Automotive Applications.

Product validation according to AEC-Q100/101.

## Description

| Type                          | Package    |
|-------------------------------|------------|
| TLF35584QWS1 (5.0 V Variant)  | PG-VQFN-48 |
| TLF35584QWS2 (3.3 V Variant)  | PG-VQFN-48 |
| TLF35584QKVS1 (5.0 V Variant) | PG-LQFP-64 |
| TLF35584QKVS2 (3.3 V Variant) | PG-LQFP-64 |

The diagram illustrates the internal architecture and pin connections of the TLF35584 microcontroller. Key components include:

- Power Management:** LDOs for V\_LDO\_μC (3.3V/5.0V), V\_LDO\_Com (5.0V), and V\_Volt\_Ref (5.0V). It also features a Step Up-Regulator and a Step down-Regulator.
- Control and Logic:** Includes a WakeUp Timer, Logic, Comparator, and Internal Supply and Clock.
- Bandgap and Monitoring:** Bandgap 1 for Regulators, Bandgap 2 for Voltage Mon., and Voltage Monitoring/Reset Function.
- Interrupts and Error Handling:** An Interrupt Generator and an Error Monitoring block.
- Communication:** SPI interface with CHIP SELECT, CLOCK, DATA\_IN, and DATA\_OUT pins.
- Other Features:** Reset Control, SMU (Series Protection resistors), Safe State 1 and 2, and an External switchmode post regulator (optional).

The pin list on the right side of the diagram includes:

- VST, ENA, WAK, V2, V1, DRG, RSH, BSG, RSL, VSTBY (3.3V/5.0V), FRC, STU, QST, SW1, SW2, PG1, PG2, FB1, FB2, FB3, FB4, SYN, EVC, SEC, VCI, QUC, SQUC, QCO, QT1, QT2, QV, AG1, AG2, AG3, AG5, AG6, GS1, GS2, GS3, GS4, GS5, GS6, GS7, GS8, GS9, GS10, GS11, GS12, GS13, GS14, GS15, GS16, GS17, GS18, GS19, GS20, GS21, GS22, GS23, GS24, GS25, GS26, GS27, GS28, GS29, GS30, GS31, GS32, GS33, GS34, GS35, GS36, GS37, GS38, GS39, GS40, GS41, GS42, GS43, GS44, GS45, GS46, GS47, GS48, GS49, GS50, GS51, GS52, GS53, GS54, GS55, GS56, GS57, GS58, GS59, GS60, GS61, GS62, GS63, GS64, GS65, GS66, GS67, GS68, GS69, GS70, GS71, GS72, GS73, GS74, GS75, GS76, GS77, GS78, GS79, GS80, GS81, GS82, GS83, GS84, GS85, GS86, GS87, GS88, GS89, GS90, GS91, GS92, GS93, GS94, GS95, GS96, GS97, GS98, GS99, GS100.

- Please contact us for additional supportive documentation.
- For further information you may contact <http://www.infineon.com/OPTIREG-PMIC>

## Device Overview

## 1 Absolute maximum ratings

### 1 Absolute maximum ratings

**Table 1** Absolute maximum ratings<sup>2)</sup>

$T_j = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter                                 | Symbol           | Values |      |      | Unit | Note or condition |
|-------------------------------------------|------------------|--------|------|------|------|-------------------|
|                                           |                  | Min.   | Typ. | Max. |      |                   |
| Voltages                                  |                  |        |      |      |      |                   |
| Boost driver ground                       | V <sub>BSG</sub> | -0.3   | –    | 0.3  | V    | –                 |
| Input standby LDO                         | V <sub>VST</sub> | -0.3   | –    | 40   | V    | 3)4)              |
| Input voltage pin 1 (pre regulator)       | V <sub>VS1</sub> | -0.3   | –    | 40   | V    | –                 |
| Input voltage pin 2 (pre regulator)       | V <sub>VS2</sub> | -0.3   | –    | 40   | V    | PG-LQFP-64 only   |
| External step up power stage, gate        | V <sub>DRG</sub> | -0.3   | –    | 40   | V    | –                 |
| External power stage, sense resistor high | V <sub>RSH</sub> | -0.3   | –    | 40   | V    | –                 |
| External power stage, sense resistor low  | V <sub>RSL</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Enable input                              | V <sub>ENA</sub> | -0.3   | –    | 40   | V    | –                 |
| Enable input                              | I <sub>ENA</sub> | -5     | –    | –    | mA   | 5)                |
| Wake input                                | V <sub>WAK</sub> | -0.3   | –    | 40   | V    | –                 |
| Wake input                                | I <sub>WAK</sub> | -5     | –    | –    | mA   | –                 |
| Reset output                              | V <sub>ROT</sub> | -0.3   | –    | 6.0  | V    | –                 |
| SPI chip select input                     | V <sub>SCS</sub> | -0.3   | –    | 6.0  | V    | –                 |
| SPI clock input                           | V <sub>SCL</sub> | -0.3   | –    | 6.0  | V    | –                 |
| SPI data in (MOSI) input                  | V <sub>SDI</sub> | -0.3   | –    | 6.0  | V    | –                 |
| SPI data out (MISO output)                | V <sub>SDO</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Interrupt output                          | V <sub>INT</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Window watchdog trigger input             | V <sub>WDI</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Error pin input                           | V <sub>ERR</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Safe state 1 output                       | V <sub>SS1</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Safe state 2 output                       | V <sub>SS2</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Output voltage reference LDO              | V <sub>QVR</sub> | -0.3   | –    | 6.0  | V    | –                 |
| Output tracker 2                          | V <sub>QT2</sub> | -1.0   | –    | 40   | V    | –                 |

<sup>2)</sup> Not subject to production test, specified by design.

<sup>3)</sup> Maximum rating is 60 V, if rise time from 0 to 60 V is longer than 10 ms

<sup>4)</sup> Maximum rating is 49 V, for an overall time of 10 s (in the range of 40 V to 49 V) during the lifetime of the product independent from the rise time.

<sup>5)</sup> Consider external series resistor for negative voltages < -0.3 V to ensure maximum rating of current

## 1 Absolute maximum ratings

**Table 1** Absolute maximum ratings<sup>2)</sup> (continued)

$T_j = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter                            | Symbol            | Values |      |      | Unit | Note or condition |
|--------------------------------------|-------------------|--------|------|------|------|-------------------|
|                                      |                   | Min.   | Typ. | Max. |      |                   |
| Sense Pin for tracker 2              | $V_{\text{SQT2}}$ | -0.3   | –    | 40   | V    | PG-LQFP-64 only   |
| Output tracker 1                     | $V_{\text{QT1}}$  | -1.0   | –    | 40   | V    | –                 |
| Sense Pin for tracker 1              | $V_{\text{SQT1}}$ | -0.3   | –    | 40   | V    | PG-LQFP-64 only   |
| Output communication LDO             | $V_{\text{QCO}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Output microcontroller LDO           | $V_{\text{QUC}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Sense Pin for microcontroller LDO    | $V_{\text{SQUC}}$ | -0.3   | –    | 6.0  | V    | PG-LQFP-64 only   |
| External core voltage monitor input  | $V_{\text{VCI}}$  | -0.3   | –    | 6.0  | V    | –                 |
| HW config: ext. core voltage monitor | $V_{\text{SEC}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Synchronization output               | $V_{\text{SYN}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Enable output for ext. core supply   | $V_{\text{EVC}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Step down feedback input 4           | $V_{\text{FB4}}$  | -0.3   | –    | 7.0  | V    | PG-LQFP-64 only   |
| Step down feedback input 3           | $V_{\text{FB3}}$  | -0.3   | –    | 7.0  | V    | PG-LQFP-64 only   |
| Step down feedback input 2           | $V_{\text{FB2}}$  | -0.3   | –    | 7.0  | V    | –                 |
| Step down feedback input 1           | $V_{\text{FB1}}$  | -0.3   | –    | 7.0  | V    | –                 |
| Step down power ground 2             | $V_{\text{PG2}}$  | -0.3   | –    | 0.3  | V    | –                 |
| Step down power ground 1             | $V_{\text{PG1}}$  | -0.3   | –    | 0.3  | V    | –                 |
| Step down switching node 2           | $V_{\text{SW2}}$  | -0.3   | –    | 40   | V    | PG-LQFP-64 only   |
| Step down switching node 1           | $V_{\text{SW1}}$  | -0.3   | –    | 40   | V    | –                 |
| HW config: step up pre regulator     | $V_{\text{STU}}$  | -0.3   | –    | 6.0  | V    | –                 |
| HW config: step down frequency       | $V_{\text{FRE}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Output standby LDO                   | $V_{\text{QST}}$  | -0.3   | –    | 6.0  | V    | –                 |
| Input MPS                            | $V_{\text{MPS}}$  | -0.3   | –    | 6.0  | V    | –                 |

### Temperatures

|                      |                  |     |   |     |                    |   |
|----------------------|------------------|-----|---|-----|--------------------|---|
| Junction temperature | $T_j$            | -40 | – | 150 | $^{\circ}\text{C}$ | – |
| Storage temperature  | $T_{\text{stg}}$ | -55 | – | 150 | $^{\circ}\text{C}$ | – |

### ESD susceptibility

|                           |                  |    |   |   |    |                   |
|---------------------------|------------------|----|---|---|----|-------------------|
| ESD susceptibility to GND | $V_{\text{ESD}}$ | -2 | – | 2 | kV | HBM <sup>6)</sup> |
|---------------------------|------------------|----|---|---|----|-------------------|

<sup>2)</sup> Not subject to production test, specified by design.

<sup>6)</sup> ESD susceptibility, HBM according to JEDEC HBM Human Body Model ANSI/ESDA/JEDEC JS001 (1.5 kΩ, 100 pF)

## 1 Absolute maximum ratings

**Table 1** Absolute maximum ratings<sup>2)</sup> (continued)

$T_j = -40^{\circ}\text{C}$  to  $150^{\circ}\text{C}$ , all voltages with respect to ground, positive current flowing into pin (unless otherwise specified)

| Parameter                               | Symbol                  | Values |      |      | Unit | Note or condition |
|-----------------------------------------|-------------------------|--------|------|------|------|-------------------|
|                                         |                         | Min.   | Typ. | Max. |      |                   |
| ESD susceptibility to GND               | $V_{\text{ESD}}$        | -500   | –    | 500  | V    | CDM <sup>7)</sup> |
| ESD susceptibility (corner pins) to GND | $V_{\text{ESD,Corner}}$ | -750   | –    | 750  | V    | CDM               |


<sup>2)</sup> Not subject to production test, specified by design.

<sup>7)</sup> ESD susceptibility, Charged Device Model “CDM” ESDA STM5.3.1 or ANSI/ESD S.5.3.1


## 2 Package information <sup>8)</sup>

<sup>8)</sup> Dimensions in mm

## 2 Package information <sup>8)</sup>



**Figure 1** PG-VQFN-48 package outline



**Figure 2** PG-LQFP-64 package outline

<sup>8)</sup> Dimensions in mm

## Trademarks

All referenced product or service names and trademarks are the property of their respective owners.

**Edition 2019-03-25**

**Published by**  
**Infineon Technologies AG**  
**81726 Munich, Germany**

**© 2019 Infineon Technologies AG**  
**All Rights Reserved.**

**Do you have a question about any**  
**aspect of this document?**  
**Email: [erratum@infineon.com](mailto:erratum@infineon.com)**

**Document reference**  
**IFX-jmv1546509847065**

## IMPORTANT NOTICE

The information contained in this application note is given as a hint for the implementation of the product only and shall in no event be regarded as a description or warranty of a certain functionality, condition or quality of the product. Before implementation of the product, the recipient of this application note must verify any function and other technical information given herein in the real application. Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind (including without limitation warranties of non-infringement of intellectual property rights of any third party) with respect to any and all information given in this application note.

The data contained in this document is exclusively intended for technically trained staff. It is the responsibility of customer's technical departments to evaluate the suitability of the product for the intended application and the completeness of the product information given in this document with respect to such application.

## WARNINGS

Due to technical requirements products may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies office.

Except as otherwise explicitly approved by Infineon Technologies in a written document signed by authorized representatives of Infineon Technologies, Infineon Technologies' products may not be used in any applications where a failure of the product or any consequences of the use thereof can reasonably be expected to result in personal injury