

7 通道中继和电感负载下沉式驱动器

 查询样品: [ULN2003V12](#)

特性


- 7 通道高电流下沉式驱动器
- 支持高达 **20V** 的输出上拉电压
- 支持宽范围的低电压和高电压中继和电感线圈
- **0.6V** 低输出电压 (**VOL**) (典型值), 并且
 - 在 **3.3V** 的逻辑输入上, 每通道具有 **100mA** (典型值) 的电流吸收能力⁽¹⁾
 - 在 **5.0V** 的逻辑输入上, 每通道具有 **140mA** (典型值) 的电流吸收能力⁽¹⁾
- 与 **3.3V** 和 **5.0V** 微控制器和逻辑接口兼容
- 用于电感反冲保护的内部自振荡二极管
- 输入下拉电阻器可实现三态输入驱动器
- 用来消除嘈杂环境中寄生运行的输入电阻电容 (**RC**) 缓冲器
- 低输入和输出泄漏电流
- 易于使用的并行接口
- 静电放电 (**ESD**) 保护性能超过 **JESD 22** 规范要求
 - **2kV** 人体模型 (**HBM**), **500V** 充电器件模型 (**CDM**)
- 采用 **16** 引脚小外形尺寸集成电路 (**SOIC**) 和薄型小外形尺寸 (**TSSOP**) 封装

⁽¹⁾ 总电流吸收有可能受到内部结温、绝对最大电流水平等的限制-详细情况请参考电气规范部分。

应用范围

- 在多种电信、消费类、和工业应用中的中继和电感负载驱动器
- 照明灯和 **LED** 显示
- 逻辑电平转换器

功能方框图



说明

ULN2003V12 是一款针对 TI 生产的广受欢迎的 ULN2003 系列 7 通道达灵顿 (Darlington) 晶体管阵列的低功耗升级产品。ULN2003V12 下沉式驱动器特有 7 个低输出阻抗驱动器, 此驱动器能够大大降低片上功率耗散。当驱动一个典型值为 12V 中继线圈时, 一个 ULN2003V12 的功率耗散比一个等效的 ULN2003A 低 12 倍。ULN2003V12 驱动器与 ULN2003 系列器件具有相似封装, 并且引脚对引脚兼容。

ULN2003V12 支持 3.3V 至 5V CMOS 逻辑输入接口, 从而使得此器件与大范围的微控制器和其它逻辑接口兼容。ULN2003V12 特有一个改进的输入接口, 此接口可以大大降低取自外部驱动器的输入 DC 电流。ULN2003V12 特有一个输入 RC 缓冲器, 此缓冲器能够极大地改进此器件在嘈杂运行条件下的性能。ULN2003V12 通道输入特有一个内部输入下拉电阻器从而可实现三态输入逻辑。ULN2003V12 还支持其它逻辑输入电平, 例如 TTL 和 1.8V; 详细信息请见典型特性部分。

如功能图中所示, 在共阴极配置中, ULN2003V12 的每一个输出都特有一个连接在 COM 引脚上的内部自振荡二极管。

ULN2003V12 通过将几条相邻的并联通道相组合来提供不断增加的电流吸收能力的灵活性。在通常情况下, 当所有 7 个通道并联时, ULN2003V12 能够支持高达 1.0A 的负载电流。

ULN2003V12 还可以被用于需要一个下沉式驱动器的多种其它应用。ULN2003V12 采用 16 引脚 SOIC 和 16 引脚 TSSOP 封装。

表 1. ULN2003V12 功能表⁽¹⁾

输入 (IN1-IN7)	输出 (OUT1-OUT7)
L	H ⁽²⁾
H	L
Z	H ⁽²⁾

⁽¹⁾ L = 低电平 (接地); H = 高电平; Z = 高阻抗;
⁽²⁾ H⁺ = 上拉电平



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ORDERING INFORMATION⁽¹⁾

T _J	PART NUMBER	PACKAGE		TOP-SIDE MARKING
-40°C to 125°C	ULN2003V12DR	16-Pin SOIC	Reel of 2500	U2003V12
	ULN2003V12PWR	16-Pin TSSOP	Reel of 2000	U2003V12

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

Specified at T_J = -40°C to 125°C unless otherwise noted.

		VALUE		UNIT
		MIN	MAX	
V _{IN}	Pins IN1- IN7 to GND voltage	-0.3	5.5	V
V _{OUT}	Pins OUT1 – OUT7 to GND voltage		20	V
V _{COM}	Pin COM to GND voltage		20	V
I _{GND}	Max GND-pin continuous current (100°C < T _J < +125°C)		700	mA
	Max GND-pin continuous current (T _J < +100°C)		1.0	A
P _D	Total device power dissipation at T _A = 85°C	16 Pin - SOIC	0.86	W
		16 Pin - TSSOP	0.68	W
ESD	ESD Rating – HBM		2	kV
	ESD Rating – CDM		500	V
T _J	Operating virtual junction temperature	-55	150	°C
T _{stg}	Storage temperature range	-55	150	°C

(1) Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DISSIPATION RATINGS⁽¹⁾⁽²⁾

BOARD	PACKAGE	θ _{JC}	θ _{JA} ⁽³⁾	DERATING FACTOR ABOVE T _A = 25°C	T _A < 25°C	T _A = 70°C	T _A = 85°C	T _A = 105°C
High-K	16-Pin SOIC	46°C/W	75°C/W	13.33 mW/°C	1.66 W	1.06 W	0.86 W	0.59 W
High-K	16-Pin TSSOP	49°C/W	95°C/W	10.44 mW/°C	1.31 W	0.84 W	0.68 W	0.47 W

- (1) Maximum dissipation values for retaining device junction temperature of 150°C
- (2) Refer to TI's design support web page at www.ti.com/thermal for improving device thermal performance
- (3) Operating at the absolute T_{J-max} of 150°C can affect reliability– for higher reliability it is recommended to ensure T_J < 125°C

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
V _{OUT}	Channel off-state output pull-up voltage			16	V
V _{COM}	COM pin voltage			16	V
I _{OUT(ON)}	Per channel continuous sink current	VINx = 3.3V		100 ⁽¹⁾	mA
		VINx = 5.0V		140 ⁽¹⁾	
T _J	Operating junction temperature	-40		125	°C

(1) 1) Refer to [ABSOLUTE MAXIMUM RATINGS](#) for T_J dependent absolute maximum GND-pin current

ELECTRICAL CHARACTERISTICS

Specified over the recommended junction temperature range $T_J = -40^{\circ}\text{C}$ to 125°C and over recommended operating conditions unless otherwise noted. Typical values are at $T_J = 25^{\circ}\text{C}$.

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT			
INPUTS IN1 THROUGH IN7 PARAMETERS								
$V_{I(ON)}$	IN1–IN7 logic high input voltage	$V_{pull-up} = 3.3\text{ V}, R_{pull-up} = 1\text{ k}\Omega, I_{OUTX} = 3.2\text{ mA}$			1.65	V		
$V_{I(OFF)}$	IN1–IN7 logic low input voltage	$V_{pull-up} = 3.3\text{ V}, R_{pull-up} = 1\text{ k}\Omega,$ $(I_{OUTX} < 20\text{ }\mu\text{A})$			0.6			
$I_{I(ON)}$	IN1–IN7 ON state input current	$V_{pull-up} = 12\text{ V}, V_{INx} = 3.3\text{ V}$			12	25	μA	
$I_{I(OFF)}$	IN1–IN7 OFF state input leakage	$V_{pull-up} = 12\text{ V}, V_{INx} = 0\text{ V}$			250		nA	
OUTPUTS OUT1 THROUGH OUT7 PARAMETERS								
$V_{OL(VCE-SAT)}$	OUT1–OUT7 low-level output voltage	$V_{INX} = 3.3\text{ V}, I_{OUTX} = 20\text{ mA}$			0.12	0.15	V	
		$V_{INX} = 3.3\text{ V}, I_{OUTX} = 100\text{ mA}$			0.60	0.75		
		$V_{INX} = 5.0\text{ V}, I_{OUTX} = 20\text{ mA}$			0.09	0.11		
		$V_{INX} = 5.0\text{ V}, I_{OUTX} = 140\text{ mA}$			0.60	0.75		
$I_{OUT(ON)}$	OUT1–OUT7 ON-state continuous current ⁽¹⁾ (2) at $V_{OUTX} = 0.6\text{ V}$	$V_{INX} = 3.3\text{ V}, V_{OUTX} = 0.6\text{ V}$			80	100	mA	
		$V_{INX} = 5.0\text{ V}, V_{OUTX} = 0.6\text{ V}$			95	140		
$I_{OUT(OFF)(ICEX)}$	OUT1–OUT7 OFF-state leakage current	$V_{INX} = 0\text{ V}, V_{OUTX} = V_{COM} = 16\text{ V}$			0.5		μA	
SWITCHING PARAMETERS⁽³⁾⁽⁴⁾								
t_{PHL}	OUT1–OUT7 logic high propagation delay	$V_{INX} = 3.3\text{ V}, V_{pull-up} = 12\text{ V}, R_{pull-up} = 1\text{ k}\Omega$			50	70	ns	
t_{PLH}	OUT1–OUT7 logic low propagation delay	$V_{INX} = 3.3\text{ V}, V_{pull-up} = 12\text{ V}, R_{pull-up} = 1\text{ k}\Omega$			121	140	ns	
$t_{CHANNEL}$	Channel to Channel delay	Over recommended operating conditions and with same test conditions on channels.			15	50	ns	
R_{PD}	IN1–IN7 input pull-down Resistance				210k	300k	390k	Ω
ζ	IN1–IN7 Input filter time constant				9			ns
C_{OUT}	OUT1–OUT7 output capacitance	$V_{INX} = 3.3\text{ V}, V_{OUTX} = 0.4\text{ V}$			15			pF
FREE-WHEELING DIODE PARAMETERS⁽⁵⁾⁽⁴⁾								
VF	Forward voltage drop	$I_{F-peak} = 140\text{ mA}, VF = V_{OUTX} - V_{COM}$			1.2			V
I_{F-peak}	Diode peak forward current				140			mA

- (1) The typical continuous current rating is limited by $V_{OL} = 0.6\text{ V}$. Whereas, absolute maximum operating continuous current may be limited by the Thermal Performance parameters listed in the Dissipation Rating Table and other Reliability parameters listed in the Recommended Operating Conditions Table.
- (2) Refer to the Absolute Maximum Ratings Table for T_J dependent absolute maximum GND-pin current.
- (3) Rise and Fall propagation delays, t_{PHL} and t_{PLH} , are measured between 50% values of the input and the corresponding output signal amplitude transition.
- (4) Guaranteed by design only. Validated during qualification. Not measured in production testing.
- (5) Not rated for continuous current operation – for higher reliability use an external freewheeling diode for inductive loads resulting in more than specified maximum free-wheeling, diode peak current across various temperature conditions

DEVICE INFORMATION




Figure 1. ULN2003V12 PINOUT




Figure 2. Channel Block Diagram

ULN2003V12 PIN DESCRIPTION

NAME	PIN NUMBER		DESCRIPTION
	16-SOIC	16-TSSOP	
IN1 – IN7	1–7	1–7	Logic Input Pins IN1 through IN7
GND	8	8	Ground Reference Pin
COM	9	9	Internal Free-Wheeling Diode Common Cathode Pin
OUT7 – OUT1	10–16	10–16	Channel Output Pins OUT7 through OUT1

APPLICATION INFORMATION

TTL and other Logic Inputs

ULN2003V12 input interface is specified for standard 3V and 5V CMOS logic interface. However, ULN2003V12 input interface may support other logic input levels as well. Refer to [Figure 10](#) and [Figure 11](#) to establish VOL and the corresponding typical load current levels for various input voltage ranges. Application Information section shows an implementation to drive 1.8V relays using ULN2003V12.

Input RC Snubber

ULN2003V12 features an input RC snubber that helps prevent spurious switching in noisy environment. Connect an external 1kΩ to 5kΩ resistor in series with the input to further enhance ULN2003V12's noise tolerance.

High-impedance Input Drivers

ULN2003V12 features a 300kΩ input pull-down resistor. The presence of this resistor allows the input drivers to be tri-stated. When a high-impedance driver is connected to a channel input the ULN2003V12 detects the channel input as a low level input and remains in the OFF position. The input RC snubber helps improve noise tolerance when input drivers are in the high-impedance state.

On-chip Power Dissipation

Use the below equation to calculate ULN2003V12 on-chip power dissipation P_D :

$$P_D = \sum_{i=1}^N V_{OLi} \times I_{Li}$$

Where:

N is the number of channels active together.

V_{OLi} is the OUT_i pin voltage for the load current I_{Li} .

(1)

Thermal Reliability

It is recommended to limit ULN2003V12 IC's die junction temperature to less than 125°C. The IC junction temperature is directly proportional to the on-chip power dissipation. Use the following equation to calculate the maximum allowable on-chip power dissipation for a target IC junction temperature:

$$PD_{(MAX)} = \frac{(T_{J(MAX)} - T_A)}{\theta_{JA}}$$

Where:

$T_{J(MAX)}$ is the target maximum junction temperature.

T_A is the operating ambient temperature.

θ_{JA} is the package junction to ambient thermal resistance.

(2)

Improving Package Thermal Performance

The package θ_{JA} value under standard conditions on a High-K board is listed in the [DISSIPATION RATINGS](#). θ_{JA} value depends on the PC board layout. An external heat sink and/or a cooling mechanism, like a cold air fan, can help reduce θ_{JA} and thus improve device thermal capabilities. Refer to TI's design support web page at www.ti.com/thermal for a general guidance on improving device thermal performance.

Application Examples

Inverting Logic Level Shifter

To use ULN2003V12 as an open-collector or an open-drain inverting logic level shifter configure the device as shown in Figure 3. The ULN2003V12's each channel input and output logic levels can also be set independently. When using different channel input and output logic voltages connect the ULN2003V12 COM pin to the maximum voltage.




Figure 3. ULN2003V12 as Inverting Logic Level Shifter

Max Supply Selector

Figure 4 implements a max supply selector along with a 4-channel logic level shifter using a single ULN2003V12. This setup configures ULN2003V12’s channel clamp diodes OUT5 – OUT7 in a diode-OR configuration and thus the maximum supply among VSUP1, VSUP2 and VSUP3 becomes available at the COM pin. The maximum supply is then used as a pull-up voltage for level shifters. Limit the net GND pin current to less than 100mA DC to ensure reliability of the conducting diode. The unconnected inputs IN5-IN7 are pulled to GND potential through 300kΩ internal pull-down resistor.




Figure 4. ULN2003V12 as Max Supply Selector

Constant Current Generation

When configured as per [Figure 5](#) the ULN2003V12 outputs OUT1-OUT6 act as independent constant current sources. The current flowing through the resistor R1 is copied on all other channels. To increase the current sourcing connect several output channels in parallel. To ensure best current copying set voltage drop across connected load such that VOUTx matches to VOUT7.




Figure 5. ULN2003V12 as a Constant Current Driver




Figure 6. ULN2003V12 VOUT vs IREF

Unipolar Stepper Motor Driver

Figure 7 shows an implementation of ULN2003V12 for driving a unipolar stepper motor. The unconnected input channels can be used for other functions. When an input pin is left open the internal 300kΩ pull down resistor pulls the respective input pin to GND potential. For higher noise immunity use an external short across an unconnected input and GND pins.




Figure 7. ULN2003V12 as a Stepper Motor Driver

NOR Logic Driver

Figure 8 shows a NOR Logic driver implementation using ULN2003V12. The output channels sharing a common pull-up resistor implement a logic NOR of the respective channel inputs. The LEDs connected to outputs OUT5-OUT7 light up when any of the inputs IN5-IN7 is logic-high ($> V_{IH}$).




Figure 8. ULN2003V12 as a NOR driver

TYPICAL CHARACTERISTICS

$T_A = +25^\circ\text{C}$




Figure 9. Load Current 1-Channel; VOL=0.6V




Figure 10. Load Current 7-Channels in parallel; VOL=0.6V




Figure 11. Freewheeling Diode VF versus IF

REVISION HISTORY

Changes from Revision A (July 2012) to Revision B	Page
• Changed Operating Temperature Range	2
• Added Details to Dissipation Data	2
• Added Details to Switching Parameters	3
• Changed Detailed Block Diagram	4

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
ULN2003V12DR	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	U2003V12	Samples
ULN2003V12PWR	ACTIVE	TSSOP	PW	16	2000	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	-40 to 125	U2003V12	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ULN2003V12DR	SOIC	D	16	2500	330.0	16.8	6.5	10.3	2.1	8.0	16.0	Q1
ULN2003V12PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ULN2003V12DR	SOIC	D	16	2500	364.0	364.0	27.0
ULN2003V12PWR	TSSOP	PW	16	2000	364.0	364.0	27.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 - D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE




4040064-4/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 -  Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 -  Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

PW (R-PDSO-G16)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
 - This drawing is subject to change without notice.
 - Publication IPC-7351 is recommended for alternate designs.
 - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

重要声明

德州仪器(TI) 及其下属子公司有权根据 JESD46 最新标准, 对所提供的产品和服务进行更正、修改、增强、改进或其它更改, 并有权根据 JESD48 最新标准中止提供任何产品和服务。客户在下订单前应获取最新的相关信息, 并验证这些信息是否完整且是最新的。所有产品的销售都遵循在订单确认时所提供的TI 销售条款与条件。

TI 保证其所销售的组件的性能符合产品销售时 TI 半导体产品销售条件与条款的适用规范。仅在 TI 保证的范围内, 且 TI 认为有必要时才会使用测试或其它质量控制技术。除非适用法律做出了硬性规定, 否则没有必要对每种组件的所有参数进行测试。

TI 对应用帮助或客户产品设计不承担任何义务。客户应对其使用 TI 组件的产品和应用自行负责。为尽量减小与客户产品和应用相关的风险, 客户应提供充分的设计与操作安全措施。

TI 不对任何 TI 专利权、版权、屏蔽作品权或其它与使用了 TI 组件或服务的组合设备、机器或流程相关的 TI 知识产权中授予的直接或间接侵权作出任何保证或解释。TI 所发布的与第三方产品或服务有关的信息, 不能构成从 TI 获得使用这些产品或服务的许可、授权、或认可。使用此类信息可能需要获得第三方的专利权或其它知识产权方面的许可, 或是 TI 的专利权或其它知识产权方面的许可。

对于 TI 的产品手册或数据表中 TI 信息的重要部分, 仅在没有对内容进行任何篡改且带有相关授权、条件、限制和声明的情况下才允许进行复制。TI 对此类篡改过的文件不承担任何责任或义务。复制第三方的信息可能需要服从额外的限制条件。

在转售 TI 组件或服务时, 如果对该组件或服务参数的陈述与 TI 标明的参数相比存在差异或虚假成分, 则会失去相关 TI 组件或服务的所有明示或暗示授权, 且这是不正当的、欺诈性商业行为。TI 对任何此类虚假陈述均不承担任何责任或义务。

客户认可并同意, 尽管任何应用相关信息或支持仍可能由 TI 提供, 但他们将独自负责满足与其产品及其应用中使用 TI 产品相关的所有法律、法规和安全相关要求。客户声明并同意, 他们具备制定与实施安全措施所需的全部专业技术和知识, 可预见故障的危险后果、监测故障及其后果、降低有可能造成人身伤害的故障的发生机率并采取适当的补救措施。客户将全额赔偿因在此类安全关键应用中使用任何 TI 组件而对 TI 及其代理造成的任何损失。

在某些场合中, 为了推进安全相关应用有可能对 TI 组件进行特别的促销。TI 的目标是利用此类组件帮助客户设计和创立其特有的可满足适用的功能安全性标准和要求的终端产品解决方案。尽管如此, 此类组件仍然服从这些条款。

TI 组件未获得用于 FDA Class III (或类似的生命攸关医疗设备) 的授权许可, 除非各方授权官员已经达成了专门管控此类使用的特别协议。

只有那些 TI 特别注明属于军用等级或“增强型塑料”的 TI 组件才是设计或专门用于军事/航空应用或环境的。购买者认可并同意, 对并非指定面向军事或航空航天用途的 TI 组件进行军事或航空航天方面的应用, 其风险由客户单独承担, 并且由客户独自负责满足与此类使用相关的所有法律和法规要求。

TI 已明确指定符合 ISO/TS16949 要求的产品, 这些产品主要用于汽车。在任何情况下, 因使用非指定产品而无法达到 ISO/TS16949 要求, TI 不承担任何责任。

	产品		应用
数字音频	www.ti.com.cn/audio	通信与电信	www.ti.com.cn/telecom
放大器和线性器件	www.ti.com.cn/amplifiers	计算机及周边	www.ti.com.cn/computer
数据转换器	www.ti.com.cn/dataconverters	消费电子	www.ti.com.cn/consumer-apps
DLP® 产品	www.dlp.com	能源	www.ti.com.cn/energy
DSP - 数字信号处理器	www.ti.com.cn/dsp	工业应用	www.ti.com.cn/industrial
时钟和计时器	www.ti.com.cn/clockandtimers	医疗电子	www.ti.com.cn/medical
接口	www.ti.com.cn/interface	安防应用	www.ti.com.cn/security
逻辑	www.ti.com.cn/logic	汽车电子	www.ti.com.cn/automotive
电源管理	www.ti.com.cn/power	视频和影像	www.ti.com.cn/video
微控制器 (MCU)	www.ti.com.cn/microcontrollers		
RFID 系统	www.ti.com.cn/rfidsys		
OMAP应用处理器	www.ti.com.cn/omap		
无线连通性	www.ti.com.cn/wirelessconnectivity	德州仪器在线技术支持社区	www.deyisupport.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated