

High Input Voltage Charger (OVP)

GENERAL DESCRIPTION

The PW4554 is a cost-effective, fully integrated high input voltage single-cell Li-ion battery charger. The charger uses a CC/CV charge profile required by Li-ion battery. The charger accepts an input voltage up to 24V but is disabled when the input voltage exceeds the OVP threshold, typically 6.8V, to prevent excessive power dissipation. The 24V rating eliminates the over-voltage protection circuit required in a low input voltage charger.

The charge current and the Full-of-charge (FOC) current are programmable with external resistors. When the battery voltage is lower than 2.55V, the charger preconditions the battery with typically 20% of the programmed charge current. When the charge current reduces to the programmable FOC current level during the CV charge phase, an FOC indication is provided by the $\overline{\text{CHG}}$ pin, which is an open-drain output. An internal thermal foldback function protects the charger from any thermal failure. Two indication pins ($\overline{\text{PPR}}$ and $\overline{\text{CHG}}$) allow simple interface to a microprocessor or LEDs. When no adapter attached, the charger draws less than 1 μ A leakage current from the battery.

The PW4554 is available in Green DFN-2 \times 2-8L packages and is rated between -40 $^{\circ}$ C to +85 $^{\circ}$ C temperature range.

FEATURES

- Complete Charger for Single-Cell-Li-ion or Polymer Batteries
- Integrated Pass Element and Current Sensor
- No External Blocking Diode Required
- Low Component Count and Cost
- Programmable Charger Current
- Programmable Full-of-Charger Current
- Charger Current Thermal Foldback for Thermal Protection
- 2.55V Trickle Charge Threshold
- 6.8V Input Over-Voltage Protection
- 24V Maximum Voltage for the Power Input
- Power Presence and Charge Indications
- Less than 1 μ A Leakage Current from the Battery When No Input Power Attached
- Less than 200 μ A Supply Current when Charging is terminated
- available in Green DFN-2x2-8L Package

APPLICATIONS

- Mobile Phones
- Blue-Tooth Devices , PDAs
- MP3 Players
- Stand-Alone Chargers
- Other Handheld Devices



TYPICAL APPLICATION CIRCUIT




Figure 1. Typical application circuit interfacing to indication LEDs






Figure 2. Typical application circuit with the indication signals interfacing to an MCU

Selection Guide



PIN ASSIGNMENT/DESCRIPTION



Pin No	Pin Name	Functions
1	VIN	Power Input. A 1μF or larger value X5R ceramic capacitor is recommended to be placed as close as possible to the input pin for decoupling purpose. Additional capacitance may be required to provide a stable input voltage
2	$\overline{\text{PPR}}$	Open-drain Power Presence Indication. The open-drain MOSFET turns on when the input voltage is above the POR threshold but below the OVP threshold, and turns off otherwise. This pin is capable of sinking 15mA (MIN) current to drive an LED. The maximum voltage rating for this pin is 5.5V. This pin is independent on the $\overline{\text{EN}}$ pin input
3	$\overline{\text{CHG}}$	Open-drain Charge Indication. This pin outputs a logic low when a charge cycle starts and turns to high impedance when the full-of-charge (FOC) condition is qualified. This pin is able to sink 15Ma (MIN) current to drive an LED. When the charger is disabled, the $\overline{\text{CHG}}$ pin outputs high impedance.
4	$\overline{\text{EN}}$	Enable Input. This is a logic input pin to disable or enable the charger. Drive high to disable the charger. When this pin is driven to low or left floating, the charger is enabled. This pin has an internal 200kΩ pull-down resistor.
5	GND	System Ground.
6	IMIN	Full-of-Charge (FOC) Current Programming Pin. Connect a resistor between this pin and the GND pin to set the FOC current. The FOC current IMIN can be programmed by the following equation: $\left(\frac{9700}{R_{IMIN}} \right) + 4(MA) = IMIN$ where RIMIN is in kΩ. The programmable range covers from 5mA to 120mA. FOC current will be influenced by battery internal impedance and results in a small drift. When programmed to less than 5mA, the stability is not guaranteed.
7	IREF	Charge-Current Programming and Monitoring Pin. Connect a resistor between this pin and the GND pin to set the charge current limit determined by the following equation: $\frac{12000}{R_{IREF}} (MA) = IREF$ where RIREF is in kΩ. The resistor should be placed very close to this pin. The IREF pin voltage also monitors the actual charge current during the entire charge cycle, including the trickle, constant-current, and constant-voltage phases. When disabled, VIREF = 0V.
8	BAT	Charger Output Pin. Connect this pin to the battery. A 1μF or larger X5R ceramic capacitor is recommended for decoupling and stability purposes. When the $\overline{\text{EN}}$ pin is pulled to logic high, the BAT output is disabled.
9	GND (Expose Pad)	Thermal pad electrically connected to GND pin internally. This pad must be soldered to a large PCB and connected to GND for maximum thermal dissipation.

RECOMMENDED OPERATING RANGE

SYMBOL	ITEMS	VALUE	UNIT
VMAX	Maximum Supply Voltage	≤ 24	V
VIN	Operating Supply Voltage	4.55 to 6.10	V
IREF	Programmed Charge Current	20 to 700	mA
TOPT	Operating Temperature	-40 to +85	°C

Absolute Maximum Ratings (note)

SYMBOL	ITEMS	VALUE	UNIT
VIN	Input Voltage	-0.3~27	V
	Voltage of other PINs	-0.3~6	V
R θ JA	Thermal Resistance DFN-2x2-8L	118	°C/W
TJ	Junction Temperature	150	°C
TSTG	Storage Temperature	-65 ~ +150	°C
TSOLDER	Package Lead Soldering Temperature (10s)	260	°C
ESD MM	Machine Mode	200	V
ESD HBM	Human Body Mode	8	KV

Note: Exceed these limits to damage to the device. Exposure to absolute maximum rating conditions may affect device reliability.

TYPICAL CHARGE PROFILE




Figure 3. Typical Charge Profile

ELECTRICAL CHARACTERISTICS

V_{IN}=5V, R_{IMIN}=243KΩ, T_A=25°C, unless otherwise noted.


SYMBOL	ITEMS	CONDITIONS	MIN	TYP	MAX	UNIT
Power-ON Reset						
V _{POR}	Rising POR Threshold	V _{BAT} =3.0V, R _{IREF} =120KΩ, use \overline{PPR} to indicate the comparator output.	3.4	3.9	4.2	V
V _{POR}	Falling POR Threshold		3.1	3.6	3.9	V
V _{IN} -V _{BAT} Offset Voltage						
V _{OS}	Rising Edge	V _{BAT} =4.5V, R _{IREF} =120KΩ, use \overline{PPR} to indicate the comparator output. ⁽¹⁾		100	150	mV
V _{OS}	Falling Edge		10	80		mV
Over-Voltage Protection						
V _{OVP}	OVP Threshold	V _{BAT} =4.5V, R _{IREF} =120KΩ, use \overline{PPR} to indicate the comparator output.	6.5	6.80	7.1	V
V _{OVPHYS}	OVP Threshold Hysteresis		170	250	300	mV
Standby Current						
I _{VINSTD}	standby Mode VIN Pin Current	V _{IN} =5V, V _{BAT} =4.5V, \overline{EN} = L, R _{IREF} =120KΩ		135	200	μA
I _{BATSTD}	Standby Mode BAT Pin Current	V _{IN} =5V, V _{BAT} =4.5V, \overline{EN} = L, R _{IREF} =120KΩ		1.7	2	μA
Shutdown Current						
I _{VINDIS}	Shutdown Mode VIN Pin Current	V _{IN} =5V, R _{IREF} =120KΩ, Charger disabled		130	200	μA
I _{VINASD}	Shutdown Mode VIN Pin Current	V _{BAT} =4.5V, V _{IN} =4.3V		92		μA
I _{BATASD}	Shutdown Mode BAT Pin Current	V _{BAT} =4.5V, V _{IN} =4.3V		1.8		μA
I _{VINUVLO}	UVLO Mode Supply Current	V _{IN} =V _{BAT} =3.6V		88		μA
I _{BATUVLO}	UVLO Mode BAT Pin Current	V _{IN} =V _{BAT} =3.6V		1		μA
Sleep Current						
I _{BATSLEEP}	BAT Pin Current	Input is floating or 0V			1	μA
Voltage Regulation						
V _{OUT}	Output Voltage	R _{IREF} =120KΩ, 4.55V<V _{IN} <6.10V, charge current=20mA	4.158	4.2	4.242	V
			4.257	4.3	4.343	
			4.306	4.35	4.394	
			4.356	4.4	4.444	
R _{DS(ON)}	PMOS On Resistance	V _{BAT} =3.8V, charge current=500mA, R _{IREF} =10KΩ		1.2		Ω
Charge Current ⁽²⁾						
V _{IREF}	IREF Pin Output Voltage	V _{BAT} =3.8V, R _{IREF} =120KΩ		1.213		V
I _{REF}	Constant Charge Current	R _{IREF} =120KΩ, V _{BAT} =2.8V to 3.8V	90	100	110	mA
I _{TRK}	Trickle Charge Current	R _{IREF} =120KΩ, V _{BAT} =2.4V	13	22	31	mA
I _{MIN}	Full-of-Charge Current	R _{IMIN} =243KΩ	22	44	66	mA
I _{CHR}	FOC Rising Threshold	R _{IREF} =24.3KΩ	337	375	413	mA
Preconditioning Charge Threshold						
V _{MIN}	Preconditioning Charge Threshold Voltage	R _{IREF} =24.3KΩ	2.45	2.55	2.65	V
V _{MINHYS}	Preconditioning Voltage Hysteresis	R _{IREF} =24.3KΩ	70	100	130	mV


Internal Temperature Monitoring						
T_{FOLD}	Charge Current Foldback Threshold			115		°C
Logic input and outputs						
$V_{\overline{EN_H}}$	\overline{EN} Pin Logic Input High		1.5			V
$V_{\overline{EN_L}}$	\overline{EN} Pin Logic Input Low				0.8	V
$R_{\overline{EN}}$	\overline{EN} Pin Internal Pull Down Resistance		150	200	250	KΩ
$I_{\overline{CHG_sink}}$	\overline{CHG} Sink Current when LOW	Pin Voltage = 1V	10	18		mA
$I_{\overline{CHG_leakage}}$	\overline{CHG} Leakage Current when High Impedance	$V_{\overline{CHG}} = 5.5V$			20	μA
$I_{\overline{PPR_sink}}$	\overline{PPR} Sink Current when LOW	Pin Voltage = 1V	10	18		mA
$I_{\overline{PPR_leakage}}$	\overline{PPR} Leakage Current when High Impedance	$V_{\overline{PPR}} = 5.5V$			20	μA







Note:




- The 4.5V VBAT is selected so that the \overline{PPR} output can be used as the indication for the offset comparator output indication. If the VBAT is lower than the POR threshold, no output pin can be used for indication.
- The charge current can be affected by the thermal foldback function if the IC under the test setup cannot dissipate the heat.

TYPICAL PERFORMANCE CHARACTERISTICS











OVP Test




$V_{IN}=0V$ to 20V




$V_{IN}=5V$ to 10V



$V_{IN}=5V$ to 15V



$V_{IN}=5V$ to 20V



OPERATION

The PW4554 charges a Li-ion battery using a CC/CV profile. The constant current IREF is set with the external resistor RREF (see Figure 1) and the constant voltage is fixed at 4.2V (or 4.3V, or 4.35V, or 4.4V). If the battery voltage is below a typical 2.55V trickle charge threshold, the PW4554 charges the battery with a trickle current of 20% of IREF until the battery voltage rises above the trickle charge threshold. Fast charge CC mode is maintained at the rate determined by programming IREF until the cell voltage rises to 4.2V (or 4.3V, or 4.35V, or 4.4V). When the battery voltage reaches 4.2V (or 4.3V, or 4.35V, or 4.4V), the charger enters a CV mode and regulates the battery voltage at 4.2V (or 4.3V, or 4.35V, or 4.4V) to fully charge the battery without the risk of over charge. Upon reaching an full-of-charge (FOC) current, the charger indicates the charge completion with the $\overline{\text{CHG}}$ pin, but the charger continues to output the 4.2V (or 4.3V, or 4.35V, or 4.4V) voltage. Figure 3 shows the typical charge waveforms after the power is on.

The FOC current level IMIN is programmable with the external resistor RIMIN (see Figure 1). The $\overline{\text{CHG}}$ pin turns to low when the trickle charge starts and rises to high impedance at the FOC. After the FOC is reached, the charge current has to rise to typically 75% IREF for the $\overline{\text{CHG}}$ pin to turn on again, as shown in Figure 3. The current surge after FOC can be caused by a load connected to the battery.

A thermal foldback function reduces the charge current anytime when the die temperature reaches typically 115 °C. This function guarantees safe operation when the printed circuit board (PCB) is not capable of dissipating the heat generated by the linear charger. The PW4554 accepts an input voltage up to 24V but disables charging when the input voltage exceeds the OVP threshold, typically 6.8V for PW4554, to protect against unqualified or faulty AC adapters.

$\overline{\text{PPR}}$ Indication

The $\overline{\text{PPR}}$ pin is an open-drain output to indicate the presence of the AC adapter. Whenever the input voltage is higher than the POR threshold, the $\overline{\text{PPR}}$ pin turns on the internal open-drain MOSFET to indicate a logic low signal, independent on the $\overline{\text{EN}}$ pin input. When the internal open-drain FET is turned off, the $\overline{\text{PPR}}$ pin leaks less than 20 μA current. When turned on, the $\overline{\text{PPR}}$ pin is able to sink at least 15mA current under all operating conditions. The $\overline{\text{PPR}}$ pin can be used to drive an LED (see Figure 1) or to interface with a micro-processor.

Power Good Range

The power good range is defined by the following three conditions:

1. $\text{VIN} > \text{VPOR}$
2. $\text{VIN} - \text{VBAT} > \text{VOS}$
3. $\text{VIN} < \text{VOVP}$

where the VOS is the offset voltage for the input and output voltage comparator, discussed shortly, and the VOVP is the over-voltage protection threshold given in the Electrical Characteristics table. All VPOR, VOS, and VOVP have hysteresis, as given in the Electrical Characteristics table. The charger will not charge the battery if the input voltage is not in the power good range

Input and Output Comparator

The charger will not be enabled unless the input voltage is higher than the battery voltage by an offset voltage VOS. The purpose of this comparator is to ensure that the charger is turned off when the input power is removed from the charger. Without this comparator, it is possible that the charger will fail to power down when the input is removed and the current can leak through the PFET pass element to continue biasing the POR and the Pre-Regulator blocks.

Dropout Voltage

The constant current may not be maintained due to the RDS (ON) limit at a low input voltage. The worst case RDS(ON) is at the maximum allowable operating temperature.

$\overline{\text{CHG}}$ Indication

The $\overline{\text{CHG}}$ is an open-drain output capable of sinking at least 15mA current when the charger starts to charge, and turns off when the FOC current is reached. The $\overline{\text{CHG}}$ signal is interfaced either with a microprocessor GPIO or an LED for indication.

$\overline{\text{EN}}$ Input

$\overline{\text{EN}}$ is an active-low logic input to enable the charger. Drive the $\overline{\text{EN}}$ pin to low or leave it floating to enable the charger. This pin has a 200k Ω internal pull-down resistor so when left floating, the input is equivalent to logic low. Drive this pin to high to disable the charger. The threshold for high is given in the Electrical Characteristics table.

IREF Pin

The IREF pin has the two functions as described in the Pin Description section. When setting the fast charge current, the charge current is guaranteed to have 10% accuracy with the charge current set at 100mA. When monitoring the charge current, the accuracy of the IREF pin voltage vs. the actual charge current has the same accuracy as the gain from the IREF pin current to the actual charge current.

Operation without the Battery

The PW4554 relies on a battery for stability and works under LDO mode if the battery is not connected. With a battery, the charger will be stable with an output ceramic decoupling capacitor in the range of 1 μ F to 220 μ F. In LDO mode, its stability depends on load current, COUT, etc. The maximum load current is limited by the dropout voltage 4.2V, the programmed IREF and the thermal foldback.

Thermal Foldback

The thermal foldback function starts to reduce the charge current when the internal temperature reaches a typical value of 115°C.

Input Capacitor Selection

The input capacitor is required to suppress the power supply transient response during transitions. Mainly this capacitor is selected to avoid oscillation during the start up when the input supply is passing the POR threshold and the VIN-BAT comparator offset voltage. When the battery voltage is above the POR threshold, the VIN - VBAT offset voltage dominates the hysteresis value. Typically, a 1 μ F X5R ceramic capacitor should be sufficient to suppress the power supply noise.

Output Capacitor Selection

The criterion for selecting the output capacitor is to maintain the stability of the charger as well as to bypass any transient load current. The minimum capacitance is a 1 μ F X5R ceramic capacitor. The actual capacitance connected to the output is dependent on the actual application requirement.

Layout Guidance


The PW4554 uses thermally-enhanced DFN packages that have an exposed thermal pad at the bottom side of the packages. The layout should connect as much as possible to copper on the exposed pad. Typically, the component layer is more effective in dissipating heat. The thermal impedance can be further reduced by using other layers of copper connecting to the exposed pad through a thermal via array. Each thermal via is recommended to have 0.3mm diameter and 1mm distance away from other thermal vias.

Input Power Sources

The input power source is typically a well-regulated wall cube with 1-meter length wire or a USB port. The PW4554 can withstand up to 24V on the input without damaging the IC. If the input voltage is higher than typically 6.8V, the charger stops charging.

PACKAGE DESCRIPTION

DFN-2x2-8L



Symbol	Dimensions in Millimeters			Dimensions in Inches		
	Min	Typ	Max	Min	Typ	Max
A	0.700	0.750	0.800	0.028	0.0295	0.031
A1	0.000	0.025	0.050	0.000	0.001	0.002
A2		0.203			0.008	
D	1.900	2.000	2.100	0.075	0.079	0.083
D1	1.100	1.200	1.300	0.043	0.047	0.051
E	1.900	2.000	2.100	0.075	0.079	0.083
E1	0.500	0.600	0.700	0.020	0.024	0.028
b	0.180	0.24	0.300	0.007	0.0095	0.012
e		0.500			0.020	
k	0.200			0.008		
L	0.250	0.350	0.450	0.010	0.014	0.018

IMPORTANT NOTICE

Wuxi PWChip Semi Technology CO., LTD (PW) reserves the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any products or services. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

PW assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using PW components.

PW products are not authorized for use in safety-critical applications (such as life support devices or systems) where a failure of the PW product would reasonably be expected to affect the safety or effectiveness of that devices or systems.

The information included herein is believed to be accurate and reliable. However, PW assumes no responsibility for its use; nor for any infringement of patents or other rights of third parties which may result from its use.